







# Software-Defined Radio (SDR) Receiver Using Sample Domain Signal Processing (SDSP)

Run Chen and Hossein Hashemi  
Ming Hsieh Department of Electrical Engineering



### Design Summary

	Achieved By Simulation
Technology	65nm LP CMOS
Frequency range	0.5 GHz ~ 3 GHz
Tuning resolution	Continuous
S <sub>11</sub>	< -15 dB
S <sub>21</sub>	34 dB
NF	6.5 dB
IIP3 (OB)	3 dBm
ICP <sub>1dB</sub>	-29 dBm
OCP <sub>1dB</sub>	2.7 dBm
HR3	> 56 dB
RF chain power consumption	146 mW
Clock power consumption	106 mW ~ 440 mW
Total power consumption	252 mW ~ 586 mW
V <sub>dd</sub>	1.2V (Core) 2.5V (Bandgap + Reg.)

