


Watt-Level Efficient Linear Power Amplifier in Silicon

Kunal Datta and Prof. Hossein Hashemi

Ming Hsieh Department of Electrical Engineering

Research Objective

Watt-Level Efficient Linear Power Amplifier in Silicon



- High Data Rate Wireless Communication
- Active Radars
- Active mm-Wave Imaging

Technology	BICMOS
Frequency	45 GHz
Peak Power	36 dBm
Power Added Efficiency (PAE) at peak power	65%
RF Bandwidth	3.5 GHz
Data rate (64 QAM)	0.520 Gbps
Bandwidth	100 MHz
Error Vector Magnitude (EVM)	< 2%
ACPR @ 1°BW _{0.1}	< -55 dBc


Research Challenges

Technological Constraints


- Breakdown voltage of transistors scale down with increasing f_r & f_{max} .
- $V_{breakdown} < 6V$ (in 130nm SiGe process), hinders watt-level power generation.
- Efficiency decreases with frequency due to -20 dB/dec roll off in power gain.
- Higher ohmic loss in passives at higher frequency (due to lower skin depth) degrades efficiency.

Topological Constraints

- Peak efficiency in linear PAs degrade with power back-off.
- Maintaining high efficiency with power back off is essential for modulating signals with high Peak to Average Power Ratio (PAPR) (as in OFDM).
- Saturated/switching PAs can give higher efficiency but at the cost of linearity.




Digital Polar Transmitter (DPT)




- Saturated/switching class PAs in individual power modules for high efficiency.
- Amplitude modulation using low-loss switching supplies.
- Phase modulation using phase-shifters.
- $\Delta\Sigma$ modulators for minimizing in-band quantization noise.
- Digital polar architecture ensures high PAE at both peak and average power.

Class-E PA Concept




Implementation Issues

- High V_{CC} (for higher P_{out}) causes avalanche induced base instability.
- Interconnect parasitic degrade f_{MAX} of the device and lower performance.
- Passive networks must be properly chosen to have high enough self resonating frequency.




- Passive structures and interconnect are modeled using electromagnetic simulators.
- Small signal and large signal stability are analyzed using periodic steady state simulations.
- Avalanche phenomenon can be alleviated by using series stacking of transistors to increase stability margin without compromising power and PAE performance.

Series Stacking of Class-E PAs




Series stacking of devices ensure higher voltage swing across the same load resulting in higher output power


Single Stage Class-E PA




Double Stacked Class-E PA



Triple Stacked Class-E PA



Low Loss mm-Wave Power Combiners



Future Research

- Measurement of stacked devices.
- Large signal characterization and modeling of SiGe HBTs.
- Designing other blocks of the digital polar transmitter.
- Large signal nonlinear stability analysis.
- Deriving efficiency limit of active devices in power amplifier implementation.
- Analyzing trade-off of performance vs stability in mm-wave power amplifiers.

Sponsors

