


Jae-Won Nam, David Chiong, and Mike Shuo-Wei Chen

Motivation


Conventional ADC Architecture Analysis:



Objective: Find out the best power efficient ADC architecture in high-speed and high-resolution regimes.

State-of-the-art


Applications: Future Mobile Communication Devices




- Requirement for the target region
- Significantly power constrained with high dynamic range

Proposed Asynchronous SAR ADC


Traditional Asynch. SAR ADC




Proposed Asynch. SAR ADC




Basic concepts for Passive Gain stage




Entire block diagram



Basic operating sequences




Key Highlights




Integrated Circuit Implementation


Proposed level shifting circuit to prevent voltage over-range issue




Subsequent SAR circuits



Time-out Scheme



Chip Photograph



Measurement Results & Performance Summary






Figure-of-Merit Chart



"Proposed Embedded Passive Gain technique enhances conventional Asynchronous SAR ADC structure's Power Efficiency in high resolution regime."

ADC Topology	Asynchronous SAR with Passive Gain
f _{Sampling}	95-MS/s
Resolution	11-bit
Signal Bandwidth	47.5 MHz
Supply (V)	1.1 V
SFDR (dB)	75.2 dB
SNDR (dB)	63.1 dB
Power (mW)	1.36 mW
Area (mm ²)	0.073 mm ²
Process (nm)	65 nm CMOS
FoM	22 fJ/conv.-step