


# Pico-Power PLL Charge Pump

Susan M. Schober, Dr. John Choma  
USC-ISI/EE-Electrophysics

## PLL Overview

- ▶ **Phase-Locked Loops (PLLs) synthesize high-frequency clocks for radios, processors, and implants**
- ▶ PLL output generated by Voltage-Controlled Oscillator (VCO) or Current-Controlled Oscillator (ICO)
- ▶ VCO output is compared to a Reference Clock (usually crystal-based)
- ▶ Charge Pumps use Phase/Frequency Detector (PFD) error signals to generate VCO control input


## PLL System Diagram



## Charge Pump Challenges

- ▶ Fast and accurate response mandatory to minimize PLL “dead zone” and output errors
- ▶ Switching noise near equilibrium point (frequency lock) causes undesired VCO jitter
- ▶ State of the art designs traditionally use current mirrors which have these pitfalls:
  - Large area due to many transistors
  - Current always on: high power (i.e. 0.5-1.5mW)
  - High sensitivity to process variation
  - Difficulty switching current sources ON/OFF

## Novel Charge Pump Design




## Approach

- ▶ Eliminate continuous current consumption
  - Replace current source with “flying capacitor”
  - Changes voltage by transferring charge
- ▶ Minimize number of active components


## PFD/CP Performance Summary

- ▶ Ultra Low Power (e.g. 250pW)
  - **10<sup>6</sup> improvement over conventional CPs**
- ▶ Insensitive to parametric process variations (e.g. threshold voltage); transistors can also operate in weak to moderate inversion if desired
- ▶ Excellent auto-management of VCO control voltage step size:
  - C\_Pump and C\_LoopFilter capacitor size ratio for large frequency errors
  - Very precise in reaching phase lock
  - Extremely low (<1μV) noise output for small phase errors
- ▶ Very compact (30μm x 40μm in 180nm CMOS NSC) – 6 small transistors and a small (e.g. 500fF) capacitor

## PFD/CP Schematics and Layout



## PFD/CP Waveforms



MODULE	POWER	AREA	COMMENTS
Charge Pump (CP)	253pW	30μm x 40μm	Ultra Low Power/Compact Design; PATENTED
Phase Frequency Detector (PFD)	9.822nW	10μm x 40μm	40ns Dead Zone; PATENTED
Total for PFD/CP	10.075nW	40μm x 40μm	Fabricated in 180nm NSC CMOS; 1.8V supply