

Wideband Frequency Synthesis with Rapid Frequency Hopping

Sushil Subramanian and Hossein Hashemi
Ming Hsieh Department of Electrical Engineering

Motivation


Conventional Spectral Analysis:

- The sweep rate of synthesizer based spectrum analyzers is limited to the acquisition and tracking of phase-locked loops (PLLs).
- Direct digitization and FFT requires high-speed data converters that consume a lot of power.

Key Applications:



- Spectrum analyzer with small sweep time and real-time power measurement.
- Secure communications over a wideband with rapidly hopping carrier frequency.
- Multi-band OFDM applications in ultra-wideband (UWB) communications.
- Multi-standard wideband downconversion with high modulation bandwidths.

Objective: Design a low power, low noise Rapid-Hopping Frequency Synthesizer with high spectral purity and frequency resolution




Limits of Standard Techniques

Wideband Frequency Generation Techniques




Proposed Architecture



Highlights of Architecture:


- Wideband frequency generation by the method of multiplication (covers 1-6 GHz).
- High resolution using a 15-bit frequency word (24 KHz at baseband and 366 KHz at RF).
- Rapid hopping using a sine-weighted DDFS that has no state machines and hence low latency.
- Bandpass response of injection locking stage reduces spurs and increases out-of-band SFDR.
- High frequencies are generated using injection locking of harmonics of baseband tones, thus making overall system low-power.



General Working Principle


Baseband (0-200 MHz)

Phase Segmentation and DAC Output (after Quarter-wave Compression):






Radio Frequency (RF) (1-6 GHz)


Phase Dynamics:



Integrated Circuit Implementation



Schematic Simulations




Performance Results

(Results Specified for Baseband)

Specification	Achieved Result
Process	0.13 μm CMOS
Reference Clock	800 MHz
Frequency Range	0-200 MHz
Frequency Resolution	24.41 KHz
DAC Resolution	13 bits
Phase Noise	-120 dB/Hz (at 1 MHz offset)
Frequency Stability	(reference dependent)
SFDR	45 dB (66 MHz)
HoppingTime	25 ns
Power Consumption	V _{dd} = 1.2 V, 150 mW V _{dd} = 1.5 V, 238 mW
Chip Area	11.02 mm ² (including pads)

Chip Layout and Conclusions



Future Work

- Preparation of Chip Package and Testing Board.
- Measurement and Characterization of Baseband (DDFS + Filter) Chip.
- Design of complete system and possible use in existing software defined radio (SDR) applications.
- Enabling high-bandwidth modulation and secure transceivers using custom, fast digital control circuits.
- Circuit Synchronization consists of two aspects: Acquisition and Tracking; can concepts of fast-acquisition in fast hopping synthesizers be used in fast-tracking applications?