

Motivation


Conventional Spectral Analysis:

- The sweep rate of synthesizer based spectrum analyzers is limited to the acquisition and tracking of phase-locked loops (PLLs).
- Direct digitization and FFT requires high-speed data converters that consume a lot of power.

Key Applications:



- Spectrum analyzer with small sweep time and real-time power measurement.
- Secure communications over a wideband with rapidly hopping carrier frequency.
- Multi-band OFDM applications in ultra-wideband (UWB) communications.
- Multi-standard wideband downconversion with high modulation bandwidths.

Objective: Design a low power, low noise Rapid-Hopping Frequency Synthesizer with high spectral purity and frequency resolution




Limits of Standard Techniques

Wideband Frequency Generation Techniques




Proposed Architecture



Highlights of Architecture:

- Wideband frequency generation by the method of multiplication (covers 1-6 GHz).
- High resolution using a 15-bit frequency word (24 KHz at baseband and 366 KHz at RF).
- Rapid hopping using a sine-weighted DDFS that has no state machines and hence low latency.
- Bandpass response of injection locking stage reduces spurs and increases out-of-band SFDR.
- High frequencies are generated using injection locking of harmonics of baseband tones, thus making overall system low-power.




DDFS	Filter	Upconvert	Filter	Harmonics	Locking	System
Sine-Weighted DDFS	6-Stage Chebyshev BiQuad	Harmonic Reject Q-Mixer	6-Stage Chebyshev BiQuad	Fast Latch with Pulse Narrowing	Quadrature Ring/LC Oscillator	1-6 GHz Frequency Synthesizer
10 ns	15 ns	-	15 ns	-	4 ns	44 ns
55 dB	65 dB	50 dB	65 dB	-	60 dB	45 dB
173 mW	63 mW	25 mW	48 mW	1 mW	20 mW	450 mW
						Design Choice
						Hopping Time
						SFDR
						Power

General Working Principle


Baseband (0-200 MHz)

Phase Segmentation and DAC Output (after Quarter-wave Compression):




Radio Frequency (RF) (1-6 GHz)

Phase Dynamics:




Integrated Circuit Implementation

DDFS




- DDFS is a 15-bit accumulator with phase compression, phase segmentation and binary-to-thermometer converters.
- Theoretical SFDR of DDFS is 58 dB, due to the sine-weighted approximations.
- Synthesis and timing analysis performed using Synopsys[®] and automatic place-and-route layout with extraction performed using Cadence SOC Encounter[®].
- Total hopping time of 10 ns due to registers included to meet slack requirements.

Sine-Weighted DAC




- Phase compression results in a DAC resolution of 13 bits.
- Besides coarse and fine DACs, MSB DACs are used to perform amplitude decompression.
- Final waveforms are swapped using swapping switches to generate quadrature waveforms.
- Sizes of current sources are large to reduce overall mismatch.
- Current sources are laid out in a pseudo common centroid manner to minimize systematic layout-related error.

Spur Rejection Filters



- Filter of passband 200 MHz and > 60 dB rejection at 600 MHz is required to reduce spurs to below the harmonics.
- Design choice is 6th-order Chebyshev filter implemented as a 3-stage OTA-RC biquad structure that achieves > 65 dB SFDR.
- Hopping time of the filter system is almost 15 ns between any two frequency hops.

Measurement Results




Performance Summary

(Results Specified for Baseband)

Specification	Achieved Result
Process	0.13 μm CMOS
Reference Clock	800 MHz
Frequency Range	0-200 MHz
Frequency Resolution	24.41 KHz
DAC Resolution	13 bits
Phase Noise	-123 dB/Hz (at 100 KHz offset)
Frequency Stability	(reference dependent)
SFDR (Average)	33 dB
W/(GHz × 2 ^{SFDR/6})	0.0116
Hopping Time	<15 ns
Power Consumption (at highest frequency)	V _{dd} = 1.2 V, 180 mW V _{dd} = 1.5 V, 240 mW
Chip Area	7.51 mm ² (including pads)

Chip Photograph and Conclusions



Future Work

- Design of complete system and possible use in existing software defined radio (SDR) applications.
- Enabling high-bandwidth modulation and secure transceivers using custom, fast digital control circuits.
- Frequency synthesizers are important circuit blocks, however there exists a fundamental control theoretic tradeoff between quality of synchronization and bandwidth. Studying this tradeoff in-depth is valuable and enables interesting applications in RF circuits.

S. Subramanian and H. Hashemi, IEEE IMS 2013, [submitted]