

## 10.1 A 10GS/s 8b 25fJ/c-s 2850um<sup>2</sup> Two-Step Time-Domain ADC Using Delay-Tracking Pipelined-SAR TDC with 500fs Time Step in 14nm CMOS Technology

Juzheng Liu, Mohsen Hassanpourghadi, Mike Shuo-Wei Chen

University of Southern California, Los Angeles, CA

High-speed (>GS/s) medium-resolution ADCs are in high demand for wideband communication ICs. Meanwhile, the increasing cost in advanced technology nodes favors area-efficient ADC architectures. The traditional voltage-domain time-interleaved (TI) SAR ADC [1-2] is a popular choice for its superior power efficiency. However, its single-channel sample rate is generally limited to <1GS/s, necessitating a large number of TI channels in high-sample-rate scenarios. It inevitably increases implementation overhead, including capacitive loading to the input driver and total area consumption. Recently, time-domain ADCs [3-5] have shown promising sampling speed, but are mostly based on thermometer coded time-to-digital converters (TDC). Unfortunately, the circuit complexity for such Flash TDC grows exponentially with the target bit resolution. Existing SAR TDCs [6] demonstrate a lower complexity but are generally limited in sample rate (MS/s). In this work, we propose a two-step time-domain ADC that uses a first-stage Flash TDC with the residue time quantized by the second-stage SAR TDC, targeting the >GS/s regime. To further improve the throughput of SAR TDC conversion, we propose a delay-tracking pipelining technique that allows the SAR TDC to quantize two residue time samples, simultaneously. At the circuit level, we use a selective delay tuning (SDT) cell to provide the time reference required for SAR conversion without using an excessive number of delay stages. A proof-of-concept ADC prototype in 14nm CMOS technology with 2× time interleaving achieves 10GS/s with 37.2dB SNDR at Nyquist frequency. It measures an energy efficiency of 24.8fJ/conv-step and occupies an active area of 2850um<sup>2</sup>, which are the highest reported energy efficiency and smallest area consumption among the state-of-the-art ADCs with >10GS/s [7].

One key design challenge for a high-speed time-domain ADC is a low-complexity TDC with fine LSB resolution. Figure 10.1.1 shows conventional TDCs with fine time resolution and the proposed SAR TDC using SDT cells. A time-domain ADC typically encodes the input voltage information into a time difference between two pulses (e.g.,  $P_P$  and  $P_N$  in Fig. 10.1.1), and relies on the TDC for digitization. A traditional Vernier delay-line-based TDC uses the delay difference between two delay chains ( $\tau_2 - \tau_1$  in Fig. 10.1.1) for time quantization. It requires  $2^{N-1}$  delay cells and  $2^N$  time comparators for an  $N$ -bit conversion, imposing significant power and area overhead. Prior works on SAR TDCs [6] effectively reduce the number of time comparators; however, the time quantization step is still derived by selecting between two different delay chains using a multiplexer (MUX). Therefore, it still requires a large number of delay cells in addition to extra MUX delay. To alleviate this issue, we propose a SAR TDC architecture that dynamically changes the delay based on the time comparison result during bit trials, which is referred to as selective delay tuning. Whenever a bit trial reaches a decision, the SDT cell will insert an extra delay to either the positive or negative side of the TDC chain. The resulting delay difference will be used as the reference time for the successive approximation (SA) algorithm. Therefore, the proposed  $N$ -bit SAR TDC requires only  $4 \cdot (N-1)$  delay cells and  $N$  time comparators without a MUX, leading to lower noise and area/power consumption.

Figure 10.1.2 shows the proposed delay-tracking pipelined-SAR TDC and its timing diagram for the binary SA search. The SAR TDC is composed of five 1b stages, with each stage using a time comparator to perform a single bit trial, and an SDT cell to add or subtract a proper reference time. The operation mode of the time comparator is controlled by CLK. When CLK is LOW, the outputs will be reset to  $V_{DD}$ . When CLK is HIGH, the first rising edge of the two input pulses will trigger the comparator. Without pipelining, the same CLK signal is connected to all comparators, and it must remain HIGH until the input pulses completely propagate through the five conversion stages, thereby limiting the TDC throughput. Alternatively, applying a conventional TDC pipelining technique requires adding additional delay to the signal path to match the delay of each stage with the CLK period, which inevitably degrades the signal SNR or incurs significant power/area overhead to lower the added noise. To resolve this issue, we propose to insert delay ( $\tau_{stage}$ ) between the CLK signals for the 5-stage comparators ( $CLK < 0.4 >$  in Fig. 10.1.2), which does not degrade the signal SNR. The CLK delay should track with the propagation delay of the 1b stage (including the comparator and SDT delay), such that the CLK signal can return to LOW as soon as the input pulse propagates to the next 1b stage and the decision result is cached, thus increasing the throughput. As a result, two input pulses can be simultaneously processed by the SAR TDC. We refer to this implementation as a delay-tracking pipelined-SAR TDC, which helps double the throughput to reach 5GS/s.

Based on the delay-tracking pipelined SAR TDC architecture, we construct a two-step converter that performs the first 3 MSB conversions using a Flash TDC, and generates residue time signals ( $R_P$  and  $R_N$ ) followed by the 5 LSB conversions via the SAR TDC, as shown in Fig. 10.1.3. The Flash TDC and residue time generation help reduce the maximum delay required for SDT cells in the SAR TDC, and hence allows us to optimize the jitter performance of the SDT cells. In order to linearly encode the sampled voltage information into the rising edge difference of two pseudo-differential pulses ( $P$  and  $N$  in Fig. 10.1.3), the sampled voltage needs to be ramped up and compared to a certain voltage threshold in the voltage-to-time conversion (VTC) block. Traditionally, the ramps are generated on both sampling capacitors via two separate charge pumps [3]. This ramp generation process is vulnerable to distortion, memory effect, and signal-dependent charge kickbacks. To improve the fidelity of VTC, we propose to create a common-mode ramp by charging a capacitor ( $C_{cm}$ ) at the center node ( $V_c$ ) of the sampling capacitors. After the VTC is completed, the  $C_{cm}$  will be reset to reduce memory effects and signal-dependent charge kickbacks to the input. Lastly, since our ramp generation only requires a single charge pump, it avoids the ramp slope mismatch issue that is seen in the conventional case.

The schematic of the SDT cell is illustrated in Fig. 10.1.3. We skew the relative strength between the pull-up and pull-down paths to create different falling-edge slopes at the intermediate node ( $MID$ ). As a result, the transition time instant of the rising edge at the SDT cell output ( $OUT$ ) is changed accordingly. This not only enables a fine time step (500fs in this design), but also yields less delay variation compared to Vernier delay cells due to much fewer transition edges. According to SPICE simulations, the standard deviation of the LSB time step variation is six times smaller than the Vernier TDC's counterpart, given the same transistor sizes in the unit delay cell.

Figure 10.1.4 shows the residue time generation and the first stage Flash TDC. The input pulses from the VTC block are first delayed by three coarse delay cells (each with a nominal delay of 16ps). Those delayed pulses are cross-compared with the input pulses via time comparators, which effectively create eight quantization levels, i.e., 3b Flash TDC. Afterwards, the residue time is generated by selecting the closest two rising edges between the input pulses and the coarse delayed pulses. Note that, the residue time range is re-adjusted from [0, 16ps] to [-8ps, 8ps] by an SDT cell, to properly interface with the following-stage pseudo-differential SAR TDC operation.

The ADC is fabricated in 14nm CMOS with an active area of 2850um<sup>2</sup>, as shown in Fig. 10.1.7. A foreground calibration is applied to tune the gain error between the first and second TDC stages. Figure 10.1.5 shows the measured SFDR and SNDR vs. input frequencies and the spectrum of the decimated ADC output for both single-channel and two-channel cases. The ADC shows <3dB SNDR variation across 0.1 to 5GHz input frequencies. The single ADC channel operating at 5GS/s achieves a 40.78dB SNDR and a 53.65dB SFDR at Nyquist, leading to a 16.6fJ/conv-step energy efficiency. The two-channel ADC operating at 10GS/s achieves a 37.24dB SNDR and a 50.67dB SFDR at Nyquist, leading to a 24.8fJ/conv-step energy efficiency. The performance comparison table is shown in Fig. 10.1.6. Compared with other state-of-the-art high-speed ADCs, this ADC achieves higher energy efficiency with the smallest active area.

### Acknowledgement:

This work was supported by DARPA POSH (FA8650-18-2-7853), and the authors would like to thank GlobalFoundries for chip fabrication.

### References:

- [1] M. Guo et al., "A 29mW 5GS/s Time-interleaved SAR ADC achieving 48.5dB SNDR With Fully-Digital Timing-Skew Calibration Based on Digital-Mixing," *IEEE Symp. VLSI Circuits*, pp. C76-C77, June 2019.
- [2] J. Nam et al., "A 12-Bit 1.6, 3.2, and 6.4 GS/s 4-b/Cycle Time-Interleaved SAR ADC With Dual Reference Shifting and Interpolation," *IEEE JSSC*, vol. 53, no. 6, pp. 1765-1779, June 2018.
- [3] M. Zhang et al., "A 4× Interleaved 10GS/s 8b Time-Domain ADC with 16× Interpolation-Based Inter-Stage Gain Achieving >37.5dB SNDR at 18GHz Input," *ISSCC*, pp. 252-254, Feb. 2020.
- [4] M. Hassanpourghadi and M. S.-W. Chen, "A 2-way 7.3-bit 10 GS/s Time-based Folding ADC with Passive Pulse-Shrinking Cells," *IEEE CICC*, pp. 1-2, Apr. 2019.
- [5] S. Zhu, et al., "A 2-GS/s 8-bit Non-Interleaved Time-Domain Flash ADC Based on Remainder Number System in 65-nm CMOS," *IEEE JSSC*, vol. 53, no. 4, pp. 1172-1183, Apr. 2018.
- [6] H. Chung, et al., "A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS," *IEEE JSSC*, vol. 47, no. 5, pp. 1232-1241, May 2012.
- [7] B. Murmann, "ADC Performance Survey 1997-2021," [Online]. Available: <http://web.stanford.edu/~murmman/adcsurvey.html>




Figure 10.1.1: Conceptual diagram of the proposed SAR TDC using selective delay tuning (SDT) cell versus existing TDC architectures.




Figure 10.1.2: Proposed delay-tracking pipelined-SAR TDC and timing diagram.




Figure 10.1.3: Block diagram of the two-step time-domain ADC and key building blocks.




Figure 10.1.4: Implementation of the first-stage Flash TDC and the residue time generation.




Figure 10.1.5: Measured SNDR/SFDR versus input frequencies and the spectrum of the decimated (by 729x) ADC output for a single channel and 2x time-interleaved (TI) channels.




Figure 10.1.6: Performance summary and comparison with the state-of-the-art high-speed ADCs (>3GS/s).




Figure 10.1.7: Die micrograph and layout of a single ADC channel.